ceatech to industry

leti

X-RAY A NEW WAY TO ATTACK / MODIFY INTEGRATED CIRCUITS

ANCEAU Stéphanie (CESTI) BLEUET Pierre (LETI) CLEDIERE Jessy (CESTI) MAINGAULT Laurent (CESTI) RAINARD Jean-Luc (CESTI) TUCOULOU Rémi (ESRF)



Ceatech X-RAYS : A BETTER LASER ?

Laser perturbation (VIS-IR)

- Resolution limited by its wavelength (IR ~ 1 μm)
- Semi-invasive : Unpackage the device / bakside illumination



X (~ 10 keV)

- Wavelenght < 1 nm
- Non invasive : Package, thin metal layers → ~transparent



Litterature on fault injection with X-rays ?

Only in spatial (nuclear / medical imaging) articles



Ceatech FIRST FAULTS ON ELECTRONIC CIRCUITS WITH IONIZING RADIATION

• Telstar 1962 : first communication satellite failed after atmospheric nuclear bomb tests

 From previous workshop : 1967' fault simulator

Design and Use of Fault Simulation for Saturn Computer Design

IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, VOL. EC-16, NO. 4, AUGUST 1967

FRED H. HARDIE AND ROBERT J. SUHOCKI

Why nothing in fault injection ?

 Difficult to synchronize → Begin with memories (NVM + RAM)

412

2. Hard to focus \rightarrow Next slides





Ceatech BASIC FOCUSING



w/h generic X-ray generator ...a hole in a lead sheet in FLASH mem + old component .35 µm (ATMega)



Leti ATMEGA + lead sheet and hole



Flash memory filled with value *0x*AA

Exposure to X-rays

Read Flash during exposure

Leti EXAMPLE First faults obtained after 210 seconds of exposure



red: "1" to "0" corruption







leti

ceatech



and finally

leti











Access to the floating gates













X-ray exposure continued : we semi-permanently switch on access transistors













Léti ITSEF European Synchrotron Radiation Facility (ESRF)



500 m

Ceatech SYNCHROTRON SETUP





Ceatech SYNCHROTRON EXPERIMENT SETUP

 Motivation: feasibility study of an x-ray attack for smart cards security => Single transistor !





leti

Ceatech ATTACKS EXPERIMENTS RESULTS ON FLASH

leti

Localization of each **Flash** memory cells using the Optical microscope view of metal 4 layer (non destructive)

> Electrons removed from floating gates : 1 -> 0 of single cells.

> > 1111011010110001

11110010101110001

Demonstration of an attack on a Verify PIN program loaded in flash - Localization of Flash address to be modified

- Software modification

code

BRNE .-84 0xf6b1 BREQ .-84 0xf2b1

Instruction hexadecimal binary



SEM

Ceatech

ATTACKS EXPERIMENTS RESULTS ON ADVANCED FLASH NOR MEMORIES

leti

- Experiment
 - Needs fluorescence imaging => W contact (~ 50 nm resolution image)
 - Local x-ray attack of a single Flash Nor memory cell before or after a simple reading of the memory block
 - Down to 90 nm

Erase of the memory cell 1 -> 0



Ceatech



N MOS TRANSISTOR => CONDUCTOR WITH X EXPOSURE => EASY TO STUCK AN INVERTER TO 0 AT THE OUTPUT Picture : Active areas N ≡ and P and Polysilicon lines Metal M1 (blue)



ATTACKS EXPERIMENTS RESULTS ON RAM MEMORIES



Experiment

Ceatech

- Local x-ray attack of a single RAM memory cell
- The precise address of the single bit can be retrieved
- Each memory cell can be set or reset

•

Down to 55 nm



stick to 0

Ceatech X-RAYS, AN ENHANCED LASER FAULT INJECTOR ?

X (~ 10 keV)

- Wavelenght < 1 nm (address a single memory cell down to 55 nm node)
- Package, thin metal layers \rightarrow ~ transparent
- Attack NVM memories
 - Physical effect is different:
 - Impossible to synchronize below 1 ms
 - No transient faults possible (no X Beam Induced Current observed)
 - Semi-permanent effect on transistor (needs an annealing to restore its normal state)

Nano-beam X ray <=> Non invasive FIB acting on transistors





Ceatech PERSPECTIVE FOR X RAYS ATTACKS

- leti
- <u>Synchrotron</u>: expensive (2x FIB V400) / availability
- Other X-ray generators : spot size still large. May change ?

2 paths for further developments

- 1. Lower attack rating
- Faster annealing ?
- Use a generic X generator w/h improved masking techniques



- 2. Advanced attacks w/h synchrotron radiation
 - Limit on the technology node ?
 - Attacks on glue logic



FIN

C. Tarnovsky : Deconstructing a 'Secure' Processor. In: Black Hat Federal 2010 (2010).

Rino Micheloni, Luca Crippa, Alessia Marelli, "Inside NAND Flash Memories", pp. 537-571

T.R. Oldham, Fellow, IEEE, and F.B. McLean, Fellow, IEEE, "Total Ionizing Dose Effects in MOS Oxides and Devices", *IEEE Trans. Nucl. Sci.*, vol. 50, pp. 483-499, June 2003.

E. Snyder, P. McWhorter, T. Dellin, and J. Sweetman, "Radiation response of floating gate EEPROM memory cells," *IEEE Trans. Nucl. Sci.*, vol. 36, pp. 2131–2139, Dec. 1989.

G. Cellere, A. Paccagnella, A. Visconti, M. Bonanomi, S. Beltrami, J. Schwank, M. Shaneyfelt, and P. Paillet, "Total ionizing dose effects in NOR and NAND flash memories", *IEEE Trans. Nucl. Sci.*, vol. 54, pp. 1066–1070, Aug. 2007.

S. Gerardin, M. Bagatin, A. Paccagnella, K. Grürmann, F. Gliem, T. R. Oldham, F. Irom, and D. N. Nguyen, "Radiation Effects in Flash Memories", *IEEE Trans. Nucl. Sci.*, vol. 60, no. 3, pp. 1953–1969, June 2013 S. Anceau, P. Bleuet, J. Clédière, L. Maingault, J.L. Rainard, R. Tucoulou : "Nanofocused X-Ray Beam To Reprogram Secure Circuits", CHESS 2017, Taiwan.

Ceatech THESE À POURVOIR : SL-DRT-18-633

Modifications de circuits électroniques avec l'utilisation de rayons X et FIB

- Laser annealing ?
- Use a generic X generator w/h improved masking techniques



Contacts:

Advanced attacks w/h synchrotron radiation

- Lowest technology node ?
- Attacks on glue logic

Stephanie.anceau@cea.fr Jessy.clediere@cea.fr Laurent.maingault@cea.fr