

# Characterizing and Modeling Clock-Glitch Fault Injection

**Amélie Marotta**

Ronan Lashermes, Olivier Sentieys, Rachid Dafali, Guillaume Bouffard

amelie.marotta@inria.fr

# Goals

- Electromagnetic fault injection has an impact on clock signals <sup>1</sup>
- TRAITOR, a many-fault injection tool, that uses clock glitches, recreates this impact
- ⇒ Which fault model apply to TRAITOR ?

---

<sup>1</sup>(Electromagnetic fault injection: the curse of flip-flops, Sébastien Ordas, Ludovic Guillaume-Sage, Philippe Maurine)

# Goals

Fault model at:

# Goals

Fault model at:

- microarchitecture level
  - program execution

# Goals

Fault model at:

- microarchitecture level
  - program execution
- register-transfer level
  - bit-flip, stuck-at-0 or -1

# Goals

Fault model at:


- microarchitecture level
  - program execution
- register-transfer level
  - bit-flip, stuck-at-0 or -1
- physical level
  - logic gates, registers

# Goals

Fault model at:

- microarchitecture level
  - program execution
- register-transfer level
  - bit-flip, stuck-at-0 or -1
- physical level
  - logic gates, registers

# TRAITOR




TRAITOR: A Low-Cost Evaluation Platform for Multifault Injection. Ludovic Claudepierre, Pierre-Yves Péneau, Damien Hardy, Erven Rohou.



# TRAITOR

Generation of `clk_glitched`:




TRAITOR: A Low-Cost Evaluation Platform for Multifault Injection. Ludovic Claudepierre, Pierre-Yves Péneau, Damien Hardy, Erven Rohou.


# TRAITOR



# Design under test




# Design under test




Experiment set-up:

- Artix-7
- faults injected from amp. 0

# Design under test




# Design under test



Phase 1 (amp. 0 à X): all registers are  
faulted

# Design under test




Phase 1 (amp. 0 à X): all registers are **faulted**

Phase 2 (amp. X+1 à X+k): some registers remain **faulted**, some registers become **un-faulted**

⇒ *fault sensitivity*

# Design under test



Phase 1 (amp. 0 à X): all registers are **faulted**

Phase 2 (amp. X+1 à X+k): some registers remain **faulted**, some registers become **un-faulted**  
⇒ *fault sensitivity*

Phase 3 (> amp X+k): all registers are **un-faulted**





# Hypotheses



- 1 TRAITOR's fault model is the *Timing Fault Model*.
- 2 TRAITOR's fault model is the *Sampling Fault Model*.

# Timing Fault Model ?

Timing Fault Model:





TRAITOR's Fault Model:





Electromagnetic Transient Faults Injection on a hardware and a software implementation of AES. Amine Dehbaoui, Jean-Max Dutertre, Bruno Robisson, Assia Tria

# Sampling Fault Model ?

Sampling Fault Model:



TRAITOR's Fault Model:




Modeling and Simulating Electromagnetic Fault Injection. Mathieu Dumont, Mathieu Lisart, Philippe Maurine

# Hypotheses

- ① TRAITOR's fault model is the *Timing Fault Model*. ✖
- ② TRAITOR's fault model is the *Sampling Fault Model*. ✖
- ③ *Energy-threshold Fault Model*. For a DFF to correctly register a clock rising edge, the clock signal is required to be above some energy threshold, combination of a voltage threshold and a width threshold.


## Energy-threshold Fault Model




Impact of the glitched clock on one register

# Hypotheses

- 1 TRAITOR's fault model is the *Timing Fault Model*. ✗
- 2 TRAITOR's fault model is the *Sampling Fault Model*. ✗
- 3 *Energy-threshold Fault Model*. For a DFF to correctly register a clock rising edge, the clock signal is required to be above some energy threshold, combination of a voltage threshold and a width threshold. ✓
- 4 *Fault sensitivity variation*. The fault sensitivity only depends on the register.



# Fault sensitivity variation: configuration 1








# Fault sensitivity variation

configuration 1



configuration 2




- unfaulted register
- faulted register

Registers' status for amp. 22

## Fault sensitivity variation

- ④ *Fault sensitivity variation.* The fault sensitivity only depends on the register.




New hypothesis: the only thing that changes is the routing between registers... does it influence the glitched clock ?

# Hypotheses

- ① TRAITOR's fault model is the *Timing Fault Model*. ✕
- ② TRAITOR's fault model is the *Sampling Fault Model*. ✕
- ③ *Energy-threshold Fault Model*. For a DFF to correctly register a clock rising edge, the clock signal is required to be above some energy threshold, combination of a voltage threshold and a width threshold.  
✓
- ④ *Fault sensitivity variation*. The fault sensitivity only depends on the register. ✕
- ⑤ *Registers and clock routing cross-talk*. Data routes influence TRAITOR's glitched clock.
- ⑥ *Inter-clock routing cross-talk*. Other clock routing on the same FPGA influences TRAITOR's glitched clock.


# Registers and clock routing cross-talk



Experiment set-up:

- Artix-7
- faults injected from amp. 0


## Registers and clock routing cross-talk




# Registers and clock routing cross-talk

■ unfaulted register


■ faulted register



route 1 (amp. 22)




route 2 (amp. 22)



# Hypotheses

- ① TRAITOR's fault model is the *Timing Fault Model*. ✗
- ② TRAITOR's fault model is the *Sampling Fault Model*. ✗
- ③ *Energy-threshold Fault Model*. For a DFF to correctly register a clock rising edge, the clock signal is required to be above some energy threshold, combination of a voltage threshold and a width threshold.  
✓
- ④ *Fault sensitivity variation*. The fault sensitivity only depends on the register. ✗
- ⑤ *Registers and clock routing cross-talk*. Data routes influence TRAITOR's glitched clock. ✓
- ⑥ *Inter-clock routing cross-talk*. Other clock routing on the same FPGA influences TRAITOR's glitched clock.

# Inter-clock routing cross-talk



Experiment set-up:


- Artix-7
- faults injected from amp. 0

Registers' behaviour:

- fault sensitivity of singled-out target registers : 21
- fault sensitivity of other target registers : 22



# Inter-clock routing cross-talk



Experiment set-up:

- Artix-7
- faults injected from amp. 0


Registers' behaviour:

- fault sensitivity of singled-out target registers : 20
- fault sensitivity of other target registers : 22


# Hypotheses

- ① TRAITOR's fault model is the *Timing Fault Model*. ✗
- ② TRAITOR's fault model is the *Sampling Fault Model*. ✗
- ③ *Energy-threshold fault model*. For a DFF to correctly register a clock rising edge, the clock signal is required to be above some energy threshold, combination of a voltage threshold and a width threshold. ✓
- ④ *Fault sensitivity variation*. The fault sensitivity only depends on the register. ✗
- ⑤ *Registers and clock routing cross-talk*. Data routes influence TRAITOR's glitched clock. ✓
- ⑥ *Inter-clock routing cross-talk*. Other clock routing on the same FPGA influences TRAITOR's glitched clock. ✓


# Cross-talk



# Cross-talk






# Cross-talk



# Conclusion

## Energy-threshold Fault Model:



→ Energy threshold (voltage and width)

→ Cross-talk (register/clock routing and clock/clock routing)

→ Explanation for some electromagnetic faults ?