

Scalable Security for Connected Devices

JAIF Centre Inria - Université de Rennes

Serge Maginot CEO - Tiempo Secure

October 1st, 2024



A dedicated team with 17 years of Expertise in Embedded Security Design and Certification.





High-End Certified IP & Services for Secure IC Design and Production





TESIC Secure Enclave Flexible Architecture









= CC EAL5+ AVA_VAN.5 compliant/pre-certified



Ecosystem of Standards and Certifications

Developing IoT landscape with silicon, s/w and solutions integrated for best-in-class security





Security Certification Schemes





 Common Criteria (CC) is an international set of specifications and guidelines designed to evaluate information security products and systems, to certify that products and systems meet a pre-defined security standard.

EUCC : adoption by EU of CC Certification Scheme (January 2024)

GlobalPlatform SESIP

- SESIP for "Security Evaluation Standard for IoT Platforms"
- Focus on the 'thing' side of IoT, on the security of connected devices based on connected platforms, and on services for connected objects
- IoT Platform parts can be developed and evaluated separately, with reuse of evaluation results for composition evaluations

FIPS 140-3

FIPS 140-3

S E S I P[™]

- The Federal Information Processing Standard Publication 140-3 (FIPS PUB 140-3)
 - is a US government computer security standard used to
 - approve **cryptographic modules**.
- FIPS 140-3 is based on ISO/IEC 19790, an international standard.





What certification standard/level for what usage ?

Common Criteria (CC) Certification Scheme

- Long proven for the most security demanding applications : governmental/ID documents, banking cards
- CC EAL5+ AVA_VAN.5 assurance level is an ideal target for devices needing resistance against side-channel and perturbation/fault injection attacks

CC Protections Profiles

- A protection profile defines a set of security objectives and requirements for a category of products that covers the security requirements common to several users
- **PP-0084** = smartcard chips, **PP-0117** = SoCs with secure enclave and external flash

Assurance level for connected devices

- CC EAL5+ AVA_VAN.5 adapted for/required by standardized applications, e.g., eSIM/iSIM standardized by GSMA
- Naturally suited for digital ID, payment and potentially for other security sensitive domains like automotive (e.g., V2X HSM)
- What about other IoT applications ?



Difficulties with Common Criteria certifications

Reusability of highest levels of certification : limits of "qui peut le plus peut le moins"

- Specialized features to reach AVA_VAN.5, such as security sensors, requiring specific analog parts and physical designs, adding design and characterization costs on newly supported silicon processes
- Strong constraints/limitations imposed on design deployments within large organizations (CC/MSSR compliant sites)
- Impacts on area, power, performance
- Problems with CC evaluation/certification process
 - Not enough labs, not enough resources/planning slots among available labs
 - Too expensive, too long, too complicated (e.g., CC documentation, CC life-cycle)
 - Totally incompatible (or perceived so) with time-to-market constraints of many IoT products
 - Need for mentality and organizational evolutions: smartcards => IoT, regulatory => market



Common Criteria Assurance Families

	Assurance Class	Assurance	ami	
	Development	ADV_ARC		
		ADV_FSP		
		ADV_IMP		
		ADV_INT		
		ADV_SPM		
		ADV_TDS		
USER MANUAL	Guidance Documents	AGD_OPE		
		AGD_PRE		
	Life-cycle Support	ALC_CMC		
		ALC_CMS		
		ALC_DEL		
		ALC_DVS		
		ALC_FLR		
		ALC_LCD		
		ALC_TAT		
	Security Target Evaluation	ASE_CCL		
Attributes of Well Written SRS		ASE_ECD		
Correctness Unambiguous		ASE_INT		
Veriflability Understandable by Customers Consistency		ASE_OBJ		
Conciseness Modifiability		ASE_REQ		
Ĩ		ASE_SPD		
(Cha		ASE_TSS		
	Tests	ATE_COV		
		ATE_DPT		
		ATE_FUN		
		ATE_IND		
	Vulnerability Assessment	AVA VAN		

TOE : Target Of Evaluation ST : Security Target TSF : TOE Security Functionality CM : Configuration Management



Subject

TSF internals

TOE design

CM scope Delivery

CM capabilities

ST introduction Security objectives Security requirements

Coverage

Functional tests

Independent testing

Vulnerability analysis

Depth

Development security Flaw remediation Life-cycle definition Tools and techniques Conformance claims

Extended components definition

Security problem definition TOE summary specification

Security Architecture

Functional specification

Security policy modelling

Operational user guidance Preparative procedures

Implementation representation

Common Criteria Evaluation Assurance Levels (EAL)

Common Criteria has 7 levels

- EAL1 Functionally tested
- EAL2 Structurally tested
- EAL3 Methodically tested and checked
- EAL4 Methodically designed, tested and reviewed
- EAL5 Semi formally designed and tested
- EAL6 Semi formally verified design and tested
- EAL7 Formally verified design and tested
- Augmented EAL (or EAL...+)
 - Example used by Tiempo: EAL5+ = EAL5 and AVA_VAN.5 and ALC_DVS.2 and ALC_FLR.2
- MSSR = Minimum site security requirements
 - Example used by Tiempo: EAL6 = ALC_CMC.5, ALC_CMS.5, ALC_DVS.2, ALC_LCD.1, ALC_TAT.3 and ALC_FLR.2

	Assuran class
AL A	Developm
LICED	Guidanc
MANUAL	documer
	Life-cyc suppor
Attributes of Well Writhen SES interestings enthologies enthologies andersexy andifability	Securit Target evaluatio
Ter CO	Tests

Assurance class	Assurance Family	Assurance Components by Evaluation Assurance Level				m		
		EAL1	EAL2	EAL3	EAL4	EAL5	EAL6	EAL7
	ADV_ARC		1	1	1	1	1	1
	ADV_FSP	1	2	3	4	5	5	6
Development	ADV_IMP				1	1	2	2
Development	ADV_INT					2	3	3
	ADV_SPM						1	1
	ADV_TDS		1	2	3	4	5	6
Guidance	AGD_OPE	1	1	1	1	1	1	1
documents	AGD_PRE	1	1	1	1	1	1	1
	ALC_CMC	1	2	3	4	4	5	5
	ALC_CMS	1	2	3	4	5	5	5
T if a susta	ALC_DEL		1	1	1	1	1	1
Life-cycle	ALC_DVS			1	1	1	2	2
support	ALC_FLR							
	ALC_LCD			1	1	1	1	2
	ALC_TAT				1	2	3	3
Security	ASE_CCL	1	1	1	1	1	1	1
	ASE_ECD	1	1	1	1	1	1	1
	ASE_INT	1	1	1	1	1	1	1
Target	ASE_OBJ	1	2	2	2	2	2	2
evaluation	ASE_REQ	1	2	2	2	2	2	2
	ASE_SPD		1	1	1	1	1	1
	ASE_TSS	1	1	1	1	1	1	1
Tests	ATE_COV		1	2	2	2	3	3
	ATE_DPT			1	1	3	3	4
	ATE_FUN		1	1	1	1	2	2
	ATE_IND	1	2	2	2	2	2	3
Vulnerability assessment	AVA_VAN	1	2	2	3	4	5	5



Alternative to CC : GLobalPlatform™ SESIP

■ Apparition of other security evaluation standards: **GLobalPlatform™ SESIP**

- According to GlobalPlatformTM Web site: "The Security Evaluation Standard for IoT Platforms (SESIP) is a methodology that reduces the cost, complexity and effort of security evaluation and certification."
 - Perception shared by many of our customers/prospects
- Assurance levels SESIP 1 to SESIP 5, roughly:
 - SESIP 3 = "substantial" = AVA_VAN.3
 - SESIP 5 = "high" = AVA_VAN.5
- SESIP scope covers all needs of certification for the IoT devices: not only the secure enclave and low-level firmware, but also, the full IoT device, including its application







SESIP Assurance Levels

- Level 1 : Self-assessment Utilizing public tools to discover publicized potential vulnerabilities (Common Criteria AVA_VAN.1)
- Level 2 : Black-Grey box penetration testing Adding vulnerability analysis and penetration testing (Common Criteria AVA_VAN.2)
- Level 3 : White-box vulnerability analysis and penetration testing - Adding source code review (Common Criteria AVA_VAN.3)
- Level 4 : Adding source code review More evidences and higher attack potential (Common Criteria AVA_VAN.4)
- Level 5 : Reuse of SOG-IS/EUCC CC evaluation More evidences and higher attack potential (Common Criteria AVA_VAN.5)

	Assurance		
Assurance class	Family	EAL3	SESIP3
	ADV_ARC	1	
	ADV_FSP	3	-4
Development	ADV_IMP		3
Development	ADV_INT		
	ADV_SPM		
	ADV_TDS	2	
Cuidance decumente	AGD_OPE	EAL3 1 1 3 2 1 1 2 1 1 3 3 3 1 1 1 3 1 1 1 1	1
Suidance documents	Assurance FamilyEAL3ADV_ARC1ADV_FSP3ADV_IMPADV_INTADV_SPMADV_TDS2AGD_OPE1AGD_PRE1ALC_CMC3ALC_DEL1ALC_DVS1ALC_TATASE_CCL1ASE_OBJ22ASE_SPD1ASE_SPD1ASE_TSS1ATE_COV22ATE_FUN1ATE_IND22	1	
	ALC_CMC	3	1
	ALC_CMS	3	1
	ALC_DEL	1	
Life-cycle support	ALC_DVS	ม	
	ALC_FLR		2
	ALC_LCD	ม	
	ALC_TAT		
	ASE_CCL	1	
	ASE_ECD	1	
	ASE_INT	1	1
Security Target evaluation	ASE_OBJ	2	1
	ASE_REQ	2	3
	ASE_SPD	1	
	ASE_TSS	1	1
	ATE_COV	2	
Tosts	ATE_DPT	ม	
10313	ATE_FUN	1	
	ATE_IND	2	1
/ulnerability assessment	AVA_VAN	2	3



FIPS 140-3 Assurance Levels

FIPS 140-3 is a US government computer security standard used to approve cryptographic modules and based on ISO/IEC 19790



- FIPS comes with four assurance levels. For each level, a greater amount of evidence and engineering is required from the product manufacturer in order to show compliance with the standard.
 - Level 1: Validation of at least one approved algorithm or security function and requires productiongrade equipment and externally tested algorithms.
 - Level 2 : Adds requirements for physical tamper-evidence and role-based authentication.
 - Level 3 : Adds requirements for physical tamper-resistance, environmental conditions for temperature and voltage. Must use a trusted channel for the transmission of unprotected key.
 - Level 4 : This level makes the physical security requirements more stringent, requiring the ability to be tamper-active, erasing the contents of the device if it detects various forms of environmental attack. EFP and protection against fault injection is required as well as multi-factor authentication.



About EUCC

- EUCC : adoption by EU of Common Criteria Certification Scheme (January 2024), including two assurance levels:
 - "Substantial" mapped to AVA_VAN.1 and AVA_VAN.2
 - "High" mapped to AVA_VAN.3 to AVA_VAN.5
- Main expected advantage: it might unify the adoption and interpretation of the Common Criteria Certification Scheme among the EU countries
- To be considered/evaluated : the so-called "substantial" assurance level

EU ADOPTS FIRST CYBERSECURITY CERTIFICATION SCHEME

European Cybersecurity Scheme on Common Criteria (EUCC)







Tiempo extends its security solution portfolio with « lower » certification grades

"Lower" grade does not necessarily mean less counter-measures

- Assurance levels not defined by type of attacks, but by the efforts spent by the attacker during the evaluation
- Tiempo Secure choices:
 - Two general assurance levels: AVA_VAN.5/CC EAL5+/"high" and AVA_VAN.3/SESIP 3/"substantial"
 - Keep comparable hardware security ("comparable" secured RISC-V CPU, but no security sensors for SESIP 3)
 - Let SESIP 3 customers benefit from easier design/software deployment : Soft IP, (almost) full digital IP
 - Unfortunately, at the cost for Tiempo of maintaining two branches (spec/work in progress)
- Offer a complete security solution allowing upgrade from "substantial" to "high" assurance level
 - Family from TESIC 300 (SESIP 3 AVA_VAN.3) to TESIC 500 (CC EAL5+ AVA_VAN.5)
 - TESIC 300 family also includes hardware customized for specific security feature (e.g., secure boot)
 - TESIC 500 includes generic full-featured secure enclave hardware



TESIC Secure Enclave IP Family

TESIC IP Family	Key Features	Provisioning	Certification	Delivery	Process node (for hard macro)
TESIC – 500	 RISC- V 32 Bits / 64 Bits (TBC) Physically isolated Secure Element able to execute applets in a secured and certified environment Runs SE applets on standard Java Card OS Secure storage of sensitive data and key materials (e.g. private keys, encryption keys) 	Provisioning function supported by TIEMPO HSM Solution for Key Management / Key Ceremony and Image Generation	Meets government requirements with CC EAL5+ / EAL6+, SESIP 4 & 5 and FIPS 140.3 certifications	Delivered as a hard macro to meet certification requirements Targets RTL delivery +backend guidelines	55nm GF 40nm TSMC 22nm GF FDX 22nm TSMC 16nm TSMC
TESIC – 400 Proprietary Tiempo	 Tiempo Proprietary CPU Physically isolated Secure Element able to execute applets in a secured and certified environment Runs SE applets on standard Java Card OS Secure storage of sensitive data and key materials (e.g. private keys, encryption keys) 	Provisioning function supported by TIEMPO HSM Solution for Key Management / Key Ceremony and Image Generation	Meets government requirements with CC EAL5+ / EAL6+, SESIP 4 & 5 and FIPS 140.3 certifications	Delivered as a hard macro to meet certification requirements	55nm GF 40nm TSMC 22nm GF FDX 22nm TSMC 16nm TSMC
TESIC - 300	 Off-loading of crypto functions from main CPU in an isolated environment with dedicated 32-bit RISC-V CPU Security features: Secure Boot, PSA and Post Quantum Crypto Libraries, Authentication, Integrity, Secure Update 	Not mandatory	Compliant with SESIP 3 AVA_VAN.3 certification	Delivered as a synthesizable RTL for flexibility and easy integration	Not applicable (RTL only)



Evolutive IP Architecture for multiple designs





What's next

Follow/anticipate evolution of certification standards/schemes

- EUCC, SESIP, FIPS
- Application-specific standards and protection profiles
- Check/anticipate adoption rate by the industry
 - Impact on costs and time-to-market
 - Certification reusability problem
 - Not all semiconductor companies are motivated by independent certifications/evaluations
 - Decide for appropriate security assurance level
- Necessity for security certification labs to extend their capacities
- Necessity for chip/IP providers to have scalable and upgradable security offers





Thank you!

