From low-level fault modeling (of a pipeline attack) to a proven hardening scheme

<u>Sébastien MICHELLAND</u>, Christophe DELEUZE, Laure GONNORD (UGA/LCIS, Valence) JAIF'24 – October 1st, 2024





agence nationale de la recherche





et d'Intégration des Système

Introduction

Fetch skip

The countermeasure

Implementation

Conclusion

1 Introduction

JAIF'24 (Rennes, 2024-10-01)

From low-level fault modeling (of a pipeline attack) to a proven hardening scheme 1/14

Introduction ●୦୦	Fetch skips 00	The countermeasure	Implementation	Conclusion O

Reversing abstraction descent is *approximate*

Coverage (fictional)



|--|

Reversing abstraction descent is *approximate*

Coverage (fictional)

C source code		
Many compiler IRs	Skip an IR instruction	85%
	↑	
ISA/Assembly	Skip an instruction	100%

Introduction	Fetch skips	The countermeasure	Implementation	Conclusion
•00				

Reversing abstraction descent is *approximate*

Coverage (fictional)

C source code	Skip a C statement	10% 🙏
	↑	
Many compiler IRs	Skip an IR instruction	85%
	↑	
ISA/Assembly	Skip an instruction	100%

Introduction ●00	Fetch skips 00	The countermeasure	Implementation	Conclusion O
Reversin	g abstraction desce	nt is <i>approximate</i>		
			Coverage (fictiona	I)
	C source code	Skip a C statement ∱	10% 🙏	
Ν	Many compiler IRs	Skip an IR instruction ↑	85%	
	ISA/Assembly	Skip an instruction	100%	(software)
	Micro-architecture			(hardware)

Gates/RTL

Electrical signals

Introduction ●00	Fetch skips 00	The countermeasure	Implementation	Conclusion O
Reversir	ng abstraction desc	ent is <i>approximate</i>		
			Coverage (fiction	nal)
	C source code	Skip a C statement ↑	3%? 11	
	Many compiler IRs 	Skip an IR instruction ↑	25%?	
	ISA/Assembly	Skip an instruction	30%?	(software)
	Micro-architecture	↑ Skip memory fetch ↑	50%?	(hardware)
	Gates/RTL	Fail to latch in time	85%?	

Glitch clock cycle

ł

Electrical signals

From low-level fault modeling (of a pipeline attack) to a proven hardening scheme

100%

2/14

Morality: the cost of modeling at high-level

Approximating undermines security guarantees:

 Software protections for models at assembly level bypassed with micro-arch abuse. [Yuc+16]

In a perfect world... 🥟

- 1. Stop fault models' approximations at assembly level or lower
- 2. Make software generate secure code (tank complexity with semantics)

Reality check: need more theoretical foundations, and old tech (e.g. C) is not helping.

From low-level fault modeling (...) to a proven hardening scheme

Published: CC'24 [MDG24] https://hal.science/hal-04438994

- Study a low-level fault model
 - "Fetch skips"
 - More accurate than instruction skips
- Design a proven countermeasure
 - Aware of low-level behaviors NEW
 - Coded in LLVM/ld, tested in QEMU
- Based on compiler/hardware collaboration



From low-level fault modeling (of a pipeline attack) to a proven hardening scheme DGA Grenchla INP LCIS

Sébastien Michelland sebastien michellandöbleis grenoblechristophe.deleuze@tgrenoble-inp.fr UGA, Gernable INP, LCIS

have executed descention in the 101A Consolds IND 1/28 Valence, France

Abstract

Fault attacks present unique safety and security challenges that require dedicated countermeasures, even for bur-free reportures. Models of these complex attacks are made workable by approximating their effects to a mitable level of abstraction. The common practice of toresting the heatraction Set Architecture (PSA) level im't ideal because it discards important micro-architectural information, leading to weaker security guarantees. Conversely, including microarchitectural details makes countermeasures harder to model and reason about, creating a new challenge in validating and trusting protections.

We show that a semantic approach to modeling faults makes micro-architectural models workshie and enables rescise constration between software and hardware in the design of countermeasures. We demonstrate the amenach he designing and implementing a compiler/hardware countermeasure, which protects against a state-of-the-art pipeline fetch attack that generalizes multi-fault instruction skips. Crucially, we provide a formal security proof that managetees foults are detected by the end of every basic black. This result shows that carefally embracing the complexity of lowlevel systems enables finer, more secure countermeasures.

1 Introduction

An attacker with access to a physical device can perform fault injection attacks. Physical interference such as a clock elitch a nower surply voltage elitch or an electromagnetic pulse, can cause hardware to behave erroneously [Bar-El ct al. 2006], sometimes just enough to bypass an application's security. The development of fault injection attacks [Shenherd et al. 2021] makes them a tangible threat to modern sofate, and security-critical outants. Countaring them is uniquely challenging due to the unpredictable effects of lowlevel interference on high-level security properties - a leap that traditional development tools meticulously avoid by building upon a clean abstraction stack from bardware to pergramming languages

In order to commer the complexity of these attacks, security engineers construct foult models by approximating

funite' effects to a desired level of electroction. These energy from bit flips in RTL (Register Transfer Level) latches [Telley et al. 2022] to failures in pipeline forwarding [Laurent 2020]

to corrupted ISA registers [Forthe et al. 2014] and branch inversion directly in source code [Potet et al. 2014]. Countermeasures are then based on these models, so in a sense secure programs resist finalt models rather than faults. The chost trade off is one of scentracy person simplicity loss load approximations make it practical (in many cases possible) to reason about and protect against them.

In practice, most existing works study fights at the ISA level, based on mix-executions of assembler programs (instruction doing wrange jumps, corrupted periaters, etc. Divilier et al. 2015D, with countermeasures as transformations of ascombler measures. This is a natural shoke as assembler is the lowest software abstraction, and dealing with software has benefits such as ease of deployment, board-independence, compiler automation, and the ability to protect only critical sections of programs (compared to fixed costs in e.g. die surface). Handware protections [Lashermes et al. 2018] are less common, but better emirmed to deal with local and remote side-charmel attacks [Tillich et al. 2002], which share many amoute with field attacks (see f.). (Windows et al. 2021)).

The loss is me with ISA-losed fault models is that the anpreximation is quite crude: [Laurent et al. 2018] shows that faulted behaviors often depend on micro-architectural features and cannot be described accurately without including hardware details. Fineline analysis in [Yuce et al. 2016] further shows that targeted fault attacks can and do defeat many ISA-level countermeasures by exploiting unmodeled Issa-level effects.

Naturally, using log-level models widens the obstruction can between the attack and the countermeasure (often anplied during compilation at an IR or back-end level). This creates a risk that protections could be altered or defeated by the compiler's late stares. These cross-layer concerns (commonly avoided by disabiling ontimizations or basing security claims on exhaustive injection compairing) resurface when attempting to formally prove a countermeasure's security. The issue of proving security for countermeasures at the Introduction

Fetch skips

The countermeasure

Implementation

Conclusion



JAIF'24 (Rennes, 2024-10-01)

From low-level fault modeling (of a pipeline attack) to a proven hardening scheme 4/14

	Introduction 000	Fetch skips ●0	The countermeasure	Implementation	Conclusion 0
--	---------------------	-------------------	--------------------	----------------	-----------------

g:	c.addi sp,sp,-16	c.sw ra,12(sp)	
g+4:	call f	(call <i>cont.</i>)	
g+8:	c.addi a0,a0,1	lw ra,12(sp)	
g+12:	(lw cont.)	addi sp,sp,16	
g+16:	(addi <i>cont.</i>)	c.ret	
A			
	Aligned	Unaligned	

```
int g(int x) {
return f(x) + 1;
```

16-bit instructions Aligned 32-bit instructions Unaligned 32-bit instructions



Microarchitectural-level

- Skip 32 bits: Skip a full row.
- Skip and repeat 32 bits: Replace a row with predecessor.



Found by Alshaer et al. [Als+22]

g:	c.addi sp,sp,−16	c.sw ra,12(sp)
S32	call f	(call <i>cont</i>.)
g+8:	c.addi a0,a0,1	lw ra,12(sp)
g+12:	(lw cont.)	addi sp,sp,16
g+16:	(addi <i>cont.</i>)	c.ret

- Skip one instruction
- Skip two instructions
- Corrupt parameters
- Craft a new instruction
- ► Craft multiple instructions (!)

S32	c.addi sp, sp, -16	c.sw ra,12(sp)
g+4:	call f	(call <i>cont.</i>)
	[
g+8:	c.addi a0,a0,1	lw ra,12(sp)
g+12:	(lw cont.)	addi sp,sp,16
g+16:	(addi <i>cont.</i>)	c.ret

- Skip one instruction
- Skip two instructions
- Corrupt parameters
- Craft a new instruction
- ► Craft multiple instructions (!)

g:	c.addi sp,sp,−16	c.sw ra,12(sp)
g+4:	call f	(call <i>cont.</i>)
g+8:	c.addi a0,a0,1	lw ra,12(sp)
S32	(lw cont.)	addi sp, sp, 16
g+16:	(addi <i>cont.</i>)	c.ret

→ lw ra, <mark>16</mark>(sp)

- Skip one instruction
- Skip two instructions
- Corrupt parameters
- Craft a new instruction
- ► Craft multiple instructions (!)

g:	c.addi sp,sp,-16	c.sw ra,12(sp)
g+4:	call f	(call <i>cont.</i>)



- ► Skip one instruction
- Skip two instructions
- Corrupt parameters
- Craft a new instruction
- ► Craft multiple instructions (!)

g:	c.addi sp,sp,−16	c.sw ra,12(sp)
g+4:	call f	(call <i>cont.</i>)



- ► Skip one instruction
- Skip two instructions
- Corrupt parameters
- Craft a new instruction
- Craft multiple instructions (!)

Introduction Fetch skips The 000 0● 000	countermeasure Imp	plementation Conclusion
--------------------------------------------	--------------------	-------------------------

What security property can we achieve here?

- We inherently can't prevent the attack altogether. 44
- ► Ideally: recovery, clean detection
- Here: prevent attacker from exploiting corrupted states

Fetch skips hardening property

After a fetch skip, the program will stop/crash before the end of the current block.

What security property can we achieve here?

- We inherently can't prevent the attack altogether.
- ► Ideally: recovery, clean detection
- Here: prevent attacker from exploiting corrupted states

Fetch skips hardening property

After a fetch skip, the program will stop/crash before the end of the current block.

How?

- 1. Hardware will compute a checksum of each executed block.
- 2. Software will compare with expected value.

Introduction

Fetch skip

The countermeasure

Implementation

Conclusion



JAIF'24 (Rennes, 2024-10-01)

From low-level fault modeling (of a pipeline attack) to a proven hardening scheme 6/14



Introduction	Fetch skips	The countermeasure	Implementation	Conclusion
000	00	●00	00	O

The countermeasure: <u>software</u> / <u>hardware</u> opcode checksums.

g:	c.addi sp,sp,−16	c.sw ra,12(sp)] Original block, except jump
g+4:	ccscall NEW	(ccscall <i>cont.</i>)	Checksum test (needed to jump) Sum of lines computed by linker.
g+8:	0x354c	0xc606	Exception if mismatch at runtime.
g+12:	call f	(call <i>cont.</i>)] Original jump
g+16:	c.ebreak	c.ebreak	Wall of trap instructions
			Added by compiler. Prevents escape from block.
g+24:	c.ebreak	c.ebreak	



Introduction	Fetch skips	The countermeasure	Implementation	Conclusion
000	00	●00	00	0

The countermeasure: <u>software</u> / <u>hardware</u> opcode checksums.

g:	c.addi sp,sp,−16	c.sw ra,12(sp)	Intuition for security:
g+4:	ccscall NEW	(ccscall <i>cont.</i>)	Hardware traps on jump
g+8:	0x354c	0xc606	unless the previous instruction was ccs/ccscall and it passed.
g+12:	call f	(call <i>cont.</i>)	
g+16:	c.ebreak	c.ebreak	
			Too long to be jumped over (12 bytes)
g+24:	c.ebreak	c.ebreak	

Key design points

[Hardware] RISC-V ISA extension:

- Updates a checksum register for each instruction executed
- One instruction for checksum tests, required before a jump
- Hardware support reasonable
 - ► Tiny extension for a modular architecture (RISC-V)
 - No software-only option anyway

[Software] Compiler and linker:

- Provides checksum code and walls
- Linker computes checksums and shuts down two attacks by avoiding values that decode as jumps or checksum instructions

Key design points

[Hardware] RISC-V ISA extension:

- Updates a checksum register for each instruction executed
- One instruction for checksum tests, required before a jump
- Hardware support reasonable
 - ► Tiny extension for a modular architecture (RISC-V)
 - No software-only option anyway

[Software] Compiler and linker:

- Provides checksum code and walls
- Linker computes checksums and shuts down two attacks by avoiding values that decode as jumps or checksum instructions

Formal semantics and proof of security

To reason about the attack, extend the semantics of assembler! NEW

- Describe how fetches work to clear the abstraction gap
- ► Fetch rules (right): describe fetches + attacks
- **Step rules** (not shown): decoding/execution

Proven security guarantee

If you fetch skip, the program will stop/crash before the end of the current block. Same for multi-fault attacks (unless checksum collision–usually impossible). $\frac{\text{NOFAULT}}{(\text{PC}, \rho) \ a \Rightarrow [a] \ (\text{PC}, [a])}$ $\frac{\text{S32}(k)}{(\text{PC}, \rho) \ a \Rightarrow [a + 4k] \ (\text{PC} + 4k, [a + 4k])}$ $\frac{\text{S&R32}}{(\text{PC}, \rho) \ a \Rightarrow \rho \ (\text{PC}, [a])}$

Introduction

Fetch skip

The countermeasure

Implementation

Conclusion



Implementation

JAIF'24 (Rennes, 2024-10-01)

From low-level fault modeling (of a pipeline attack) to a proven hardening scheme 9/14

Implementation: a multi-stage process



Experimental validation by simulation

QEMU support for the scheme and for fetch skip injection

MiBench [Gut+01] benchmarks

- 1. Exhaustive skip
- 2. Exhaustive double-skip
- 3. Exhaustive skip-and-repeat
- R. 2000 random multi-faults



- ▶ 9 programs, 32'000 attacks reached, 0 bypass (0 checksum collision)
- ► Cost: ~10% time, average x2.46 space (similar work: x5 time and space)

These are very good because of the software/hardware combo!

JAIF'24 (Rennes, 2024-10-01)

Introduction

Fetch skip

The countermeasure

Implementation

Conclusion



JAIF'24 (Rennes, 2024-10-01)

From low-level fault modeling (of a pipeline attack) to a proven hardening scheme $11/1^4$

Introduction	Fetch skips	The countermeasure	Implementation	Conclusion
000	00		00	•
Conclusion				

Spooky low-level attack tackled by software/hardware co-op with formal analysis.

Novelties

- Protect against a microarch-level attack
- Semantic modeling and proof!

Insights and future work

- Crossing the abstraction gap: possible, but rigorously
- ▶ Deeper toolchain integration for security passes in compilers (based on [Vu21])

Introduction	Fetch skips	The countermeasure	Implementation	Conclusion
000	00		00	●
Conclusion				

Spooky low-level attack tackled by software/hardware co-op with formal analysis.

Novelties

- Protect against a microarch-level attack
- Semantic modeling and proof!

Insights and future work

- Crossing the abstraction gap: possible, but rigorously
- ▶ Deeper toolchain integration for security passes in compilers (based on [Vu21])

Thoughts?

References I

- [Als+22] Ihab Alshaer et al. "Variable-Length Instruction Set: Feature or Bug?" In: Maspalomas, Spain. IEEE, 2022. ISBN: 978-1-6654-7405-4. DOI: 10.1109/DSD57027.2022.00068.
- [Gut+01] M.R. Guthaus et al. "MiBench: A free, commercially representative embedded benchmark suite". In: Austin, TX, USA. Austin, TX, USA: IEEE, 2001, pp. 3–14. ISBN: 0-7803-7315-4. DOI: 10.1109/WWC.2001.990739.
- [MDG24] Sébastien Michelland, Christophe Deleuze, and Laure Gonnord. "From Low-Level Fault Modeling (of a Pipeline Attack) to a Proven Hardening Scheme". In: Proceedings of the 33rd ACM SIGPLAN International Conference on Compiler Construction. CC 2024. , Edinburgh, United Kingdom, Association for Computing Machinery, 2024, pp. 174–185. ISBN: 9798400705076. DOI: 10.1145/3640537.3641570. URL: https://doi.org/10.1145/3640537.3641570.
- [Vu21] Son Tuan Vu. "Optimizing Property-Preserving Compilation". 2021SORUS435. PhD thesis. 2021. URL: http://www.theses.fr/2021SORUS435/document.

References II

[Yuc+16] Bilgiday Yuce et al. "Software Fault Resistance is Futile: Effective Single-Glitch Attacks". In: Santa Barbara, CA, USA. Santa Barbara, CA, USA: IEEE, 2016, pp. 47–58. ISBN: 978-1-5090-1109-4. DOI: 10.1109/FDTC.2016.21.