

Theory of the transient current induced by laser illumination in FD-SOI CMOS inverter responsible of a bitflip

L. Pichon, L. Le Brizoual, E. Ferrucho Alavarez, L. Claudepierre

Organic and SIlicon Systems Department

Univ Rennes, CNRS, IETR (Institut d'Electronique et des Technologies du numéRique) UMR 6164 F-35000, Rennes, France









Outline

- Bitflip in SRAM cell memory under laser illumination
- Theory of the transient photocurrent in MOSFET under laser illumination
- Incident laser power density for a bitflip
- Comparison with TCAD simulations
- Electrical simulation of a bitflip
- Conclusion



IETR - Bitflip in SRAM cell memory under laser illumination

CMOS inverters





SRAM cell memory (6 MOS transistors)



6 MOS transistors:

4 transistors forming two cross coupled inverters performing the memory function,

In

0

1

X

2 other transistors for writing or reading the stored bit.



The circuit retains one of the two states through cross-coupling. These two stable states correspond to the two values (0 or 1) of the associated bit.



IETR - Bitflip in SRAM cell memory under laser illumination

The injection of the fault (simulated by laser) on the OFF transistors ("High impedance"), allows to make the transistor "On" in a transient way



Sensitive area under laser illumination





Absorption of photons under laser illumination (generation of hole/electrons pairs)



The current transient responsible for a bitflip results from the generation of electron/holes pairs in the space charge region of the reverse biased channel/drain junction

$$J_{G\acute{e}n\acute{e}} = \int_{0}^{W_D} qGdx = qG(z,t)W_D$$

 W_D : space charge zone width ($W_D \le L_C$).

Hypothesis : for advanced technologies (small sizes) the space charge zone extends over the entire length of the channel ($W_D = L_C$), and over the entire thickness of the (IR-light) sensitive active layer (FD SOI devices)



Incident surface power density

Incident power density homogeous in the bulk of the devices

$$P_{opt}(z,r) = \frac{P}{\pi w(z)^2} e^{-\frac{2r^2}{w(z)^2}} e^{-\alpha(z+d_{Sub})}$$

Gaussian beam width:

$$w(z) = w_0 \sqrt{1 + \left(\frac{z}{z_0}\right)^2}$$
, $z_0 = \frac{\pi w_0^2}{\lambda}$

 $2w_0$: diameter of the laser beam (1 – 5 μm) P : laser power

In small size MOSFET: W = L_c W_D : depleted area width L_c : geometrical length of the channel L_c (W) << 2w₀, r



Variation of P_{opt} lower than 10% for $2r \le 0.46w_0$ (ex with $2w_0 = 1\mu m$, for r = 50 nm, ie $W_D = 100 nm = 0.2w_0$, $\Delta P_{opt}/P_{opt} = 2 \%$) The incident surface power density (at z = 0):



Optical transmission coefficient



Parameter	Value
Silicon refractive index (n _{si})	3,48
Silicon dioxide refractive index (n _{sio2})	1,46
Air refractive index (n _{air})	1
Buried oxide thickness (d _{SiO2})	10 nm
Silicon subtrate thickness (d _{sub})	100 µm
Optical aborption coefficient of silicon (α)	10 cm ⁻¹
Optical absorption coefficient of silicon dioxide (α_{SiO2})	10 ⁻⁵ cm ⁻¹

FDSOI devices

$$T = T_{air,Si} \times e^{-\alpha d_{Sub}} \times T_{Si,SiO_2} \times e^{-\alpha SiO_2 d_{SiO_2}} \times T_{SiO_2,Si} = 44\%$$

$$P_{opt}T = \frac{P}{\pi w_0^2} \times 0.44$$

$$Oreginal Constant Constan$$

Bulk CMOS devices

$$T = T_{air,Si} \times e^{-\alpha d_{Sub}} = 63\%$$
$$P_{opt}T = \frac{P}{\pi w_0^2} \times 0.63$$

Homogeneous flow of incident (absorbed) photons over the entire surface of the device

$$\frac{dn}{dt} = G_0(z) - \frac{n - n_0}{\tau}$$

Time dependent charge carrier concentration relation

$$G_0(z) = -\frac{d\emptyset(z)}{dz}$$
 : Rate of absorbed photons = rate of electron/hole pairs generated (cm⁻³ s⁻¹)

 $\Phi(z)$: Incident photon flux (cm⁻² s⁻¹)

$$\phi(z) = \phi_0 e^{-\alpha z} \qquad \qquad \Rightarrow \qquad G_0(z) = \alpha \phi(z) = \alpha \phi_0 e^{-\alpha z} = \alpha \frac{P_{opt}}{hc_{/\lambda}} e^{-\alpha z}$$

 P_{opt} : incident power density of the laser (W cm⁻²) λ : laser wavelength



- Theory of the transient photocurrent in MOSFET under laser illumination

Generation rate

$$\frac{dn}{dt} = G_0(z) - \frac{n - n_0}{\tau}$$
$$G(z, t) = \frac{n(z, t)}{\tau}$$

t_n : pulse duration

$$-For \ 0 \le t \le t_p \quad \text{Under laser illumination}$$
$$n(t, z) = G_0(z)\tau \left(1 - e^{-t/\tau}\right) + n_0$$

$$J_{Photo} = \int_{0}^{W_{D}} qGdx = \frac{q}{\tau} \left[G_{0}(z)\tau \left(1 - e^{-t/\tau} \right) + n_{0} \right] W_{D}$$
$$I_{Photo} = \int_{0}^{d} \int_{0}^{L} J_{Photo} dydz$$

$$I_{Photo} = q \phi_0 \left(1 - e^{-\alpha d} \left(1 - e^{-t/\tau}\right) L W_D + \frac{q n_0 d L W_D}{\tau}\right)$$

$$I_{Ph} Photocurrent (generation) I_c leakage current (darkness)$$



Parasitic bipolar effect transistor

Each Off-State (high impedance) MOSFET acts alternatively as bipolar phototransistor for (lateral) size MOSFET



Under laser illumination bipolar parasitic is triggered

$$I_{DSPhoto} = \beta_0 I_{Photo} + I_{Photo} = (\beta_0 + 1) I_{Photo} \cong \beta_0 I_{Photo}$$



- Theory of the transient photocurrent in MOSFET under laser illumination Early effect in the parasitic bipolar transistor



$$\beta_t = \beta_0 \left(1 + \frac{V_{DD} \varepsilon_S}{2qNcW^2} \right)$$

 β_0 : technological current gain N_c = channel doping level

Current gain of the parasitic bipolar transistor strongly dependent of the length and (low) doping level of the channel

Transient current model

$$-\operatorname{For} 0 \le t \le t_{p} \qquad -\operatorname{For} t \ge t_{p}$$

$$I_{DSPhoto} = q\lambda \frac{P_{opt}T}{hc} \beta_{t} (1 - e^{-\alpha d}) (1 - e^{-t/\tau}) LW + \beta_{t} \frac{qn_{0}dLW}{\tau} \qquad I_{DSPhoto} = q\lambda \frac{P_{opt}T}{hc} \beta_{t} (1 - e^{-\alpha d}) (e^{tp/\tau} - 1) e^{-t/\tau} LW + \beta_{t} \frac{qn_{0}dLW}{\tau}$$

Relevant (adjusting) parameters :
$$\lambda$$
, P_{opt}, t_p, T, α , $\beta_t(N_c)$ L, W_D, d
 α β β β β NSA β Nantes β université β de Rennes

್ರಾ

CentraleSupélec (COOC

സ

SA REFRE

Photocurrent in FD SOI devices

 $\lambda = 1064$ nm, $P_{opt} \approx 5.1 \times 10^{6}$ W cm⁻² (5.1×10¹⁰ W m⁻²), $\alpha \approx 10$ cm⁻¹, W = 30 nm, L = 500 nm, d = 10 nm, T = 0.44\%



Results compatible with those reported in FD-SOI CMOS inverter (W = 30 nm, L = 500 nm):

J.M. Dutertre *et al.*, « Sensitivity to Laser Fault Injection: CMOS FD-SOI vs. CMOS Bulk », *IEEE Transactions on Device and Materials Reliability*, vol. 19, nº 1, p. 6-15, mars 2019, doi: 10.1109/TDMR.2018.2886463.



IETR - Incident laser power density for a bitflip

Condition for a bitflip : when the photocurrent level reaches that across the MOSFET in on mode given by:



- Incident laser power density for a bitflip

$$q\lambda \frac{P_{opt}T}{hc}\beta_t (1-e^{-\alpha d}) \left(1-e^{-t/\tau}\right) LW \cong G_M \frac{V_{DD}}{2}$$

Pulse duration of the laser



Incident power density

$$P_{opt} = \frac{G_M \frac{V_{DD}}{2}}{q\lambda \frac{T}{hc} \beta_t \left(1 - e^{-\alpha d} \left(1 - e^{-\frac{t_p}{\tau}}\right) L W_D\right)}$$

Laser incident power density related to the technological node (P_{opt} increases as k^{-1})





IETR - Incident laser power density for a bitflip

Bitflip in bulk CMOS

Results from simulations in 0,25um CMOS techno, laser nanosecond, pulse duration 50ns, laser power 1,6 W, diameter 1 um ($P_{opt} = 2 \times 10^8 \text{ cm}^{-2}$)

After C. Roscian et al "Fault Model Analysis of Laser-Induced Faults in SRAM Memory Cells" (2013) DOI 10.1109/FDTC.2013.17



Figure 15. Simulation of MN2's photo-current (upper part) and MP2's current (bottom part) in state "0".



Critical incident surface power density for a bitflip decreases as the thickness of bulk substrate increases due to a higher contribution of the induced photocurrent



Bitflip in FD SOI devices



No contribution of the substrate current because of the burried oxide layer



- Incident laser power density for a bitflip

Bitflip in FDSOI MOS devices

Incident power density for picosecond laser (Alphanov): $\sim 10^{10}$ W cm⁻² Incident power density for nanosecond laser (Alphanov): $\sim 10^8$ W cm⁻²



Critical incident power density decreases with the decrease of the of the channel thickness (sensitive active layer)

In UTBOX configuration critical P_{opt} is higher while for FINFET configuration it is lower due to the higher volume of the active area of the transistor No BITFLIP for UTBOX configuration at high values of G_M using nanosecond laser . IN Nantes ▼ Université Université

സ

CentraleSupélec

• Comparison with TCAD simulation



Theoretical results compatible with TCAD simulation



EXAMPLE : Electrical simulation of a bitflip







EXAMPLE : Electrical simulation of a bitflip







- Conclusion

- The Theoretical model predicts an estimation of the incident power surface density of the laser required to create a bitflip in CMOS FD-SOI electronic circuitry.

- This model is based on the physical effect of the laser interaction with the semiconductor material (silicon) including:
- ➤ the laser characteristics,
- the physical properties of the silicon,
- the geometrical and technological parameters.

- The model takes into account the amplification of the photocurrent induced by the parasitic bipolar transistor combined with the effects of size reduction (length of the transistor channel).

- It highlights the volume effects making the devices more sensitive to fault injection by pulsed IR laser, particularly for conventional CMOS technologies and FD-SOI technologies based on FINFETs.

- Physical and electrical model as complements with TCAD simulation studies of photocurrent generation in silicon simulating laser fault injection on basic logic units (2-transistor CMOS inverters) in advanced silicon technologies

- Allow to anticipate experimental studies of the vulnerability of complex electronic systems (STM32 microcontrollers, FPGA, RISC-V).





Thank you for your attention



$$-\operatorname{For} 0 \le t \le t_{p} \qquad -\operatorname{For} t \ge t_{p}$$

$$I_{DSPhoto} = q\lambda \frac{P_{opt}T}{hc} \beta_{t} (1 - e^{-\alpha d}) (1 - e^{-t/\tau}) LW + \beta_{t} \frac{qn_{0}dLW}{\tau} \qquad I_{DSPhoto} = q\lambda \frac{P_{opt}T}{hc} \beta_{t} (1 - e^{-\alpha d}) (e^{t_{p}/\tau} - 1) e^{-t/\tau} LW + \beta_{t} \frac{qn_{0}dLW}{\tau}$$

To make sure that our theoretical model is applied correctly, contribution of the leakage current must be negligible.

